Dr. R. P. Meenaakshi Sundhari FMK. A Fault Tolerant Pipelined Double Precision Reversible Floating Point Adder/Subtract or in FPGA. Annals of RSCB [Internet]. 2021May22 [cited 2024Apr.24];25(6):2947-5. Available from: https://www.annalsofrscb.ro/index.php/journal/article/view/5992