vishnu Prasad.R, magesh.V, ashwanth .P, saicharan.S, sakthi.M,. “High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder”. Annals of the Romanian Society for Cell Biology 25, no. 6 (May 18, 2021): 1984–1989. Accessed April 25, 2024. https://www.annalsofrscb.ro/index.php/journal/article/view/5739.