[1]
F. M. K. . Dr. R. P. Meenaakshi Sundhari, “A Fault Tolerant Pipelined Double Precision Reversible Floating Point Adder/Subtract or in FPGA”, Annals of RSCB, vol. 25, no. 6, pp. 2947–2957, May 2021.