K. K. A. M. . C.Palaniappan, “Implementation of Arithmetic Logic Subsystem in a Sliced Processo r”, Annals of RSCB, vol. 25, no. 6, pp. 722–729, May 2021.