vishnu Prasad.R, magesh.V, ashwanth .P, saicharan.S, sakthi.M,. 2021. “High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder”. Annals of the Romanian Society for Cell Biology 25 (6):1984-89. https://www.annalsofrscb.ro/index.php/journal/article/view/5739.