DR. R. P. MEENAAKSHI SUNDHARI, F. M. K. . A Fault Tolerant Pipelined Double Precision Reversible Floating Point Adder/Subtract or in FPGA. Annals of the Romanian Society for Cell Biology, [S. l.], v. 25, n. 6, p. 2947–2957, 2021. Disponível em: https://www.annalsofrscb.ro/index.php/journal/article/view/5992. Acesso em: 24 apr. 2024.